Access to All SSC Exams Courses Buy Now
Home RRB JE Stage-II RRB JE Stage II : Electronics Engineering Quiz | 27th August 2019

RRB JE Stage II : Electronics Engineering Quiz | 27th August 2019

Dear aspirants,

RRB JE Stage II exam is scheduled to be conducted from 28th August to 1st September2019. The overall merit for the selection will be made on the basis of the marks scored in stage II, so candidates need to prepare thoroughly for the second stage. To help the aspirants, Adda247 has come up with a study plan in which we will provide you daily quizzes of all technical subjects. The below quiz will be helpful for the candidates who opted Electronics as the exam group in RRB JE stage II. 

About Course:

About SSC Maha Pack

If you are preparing for more than 1 SSC exams then this is the pack we recommend you buy.

It is most cost-effective and you get access to 100% digital content for all SSC exams on Adda247.

SSC Exams Covered in this Pack

SSC CGL, SSC CHSL, SSC CPO, Stenographer, MTS, Selection Post and GD Constable, etc.

What all You Get

  • All Interactive Live Classes by best teachers
  • All Recorded Video Courses designed by experts
  • All Tests Series
  • All eBooks
  • Doubt Clearing by experts
  • Personality Development Courses like Spoken English, Interview Techniques, and more…

 

SSC Maha Pack Highlights 

  • Structured course content
  • Recorded classes available if you miss any live class
  • Previous Years’ Papers of all upcoming exams.
  • Full Length Mocks based on the latest pattern with detailed solutions (video solutions for certain topics)
  • Topic level knowledge tests
  • Strategy sessions, time management & Preparation tips from the experts
  • Language: English & Hindi Medium
SSC Maha Pack
  1. Unlimited Live Classes & Recorded Video Courses
  2. Unlimited Tests and eBooks
  3. 1 Lakh+ Selections
Validity
  1. 14 Months
  2. 8 Months
  3. 3 Months
  4. 1 Month
7999 571/month
BUY NOW

Q1. The threshold effect in demodulators is
(a) the rapid fall of output SNR when the input SNR falls below a particular value
(b) exhibited by all the demodulators when the input SNR is low
(c) exhibited by all AM suppressed carrier coherent demodulators
(d) exhibited by correlation receivers
Ans.(a)
Sol. The threshold effect in demodulators is the rapid fall of output SNR when the input SNR falls below a particular value.

Q2. In communication systems, noise due to quantization error is
(a) Linear and signal dependent
(b) Non-linear and signal dependent
(c) Linear and signal independent at low frequencies only
(d) Non-linear and signal dependent at low frequencies only

Q3. The probability cumulative distribution function must be monotone and
(a) increasing
(b) decreasing
(c) non-increasing
(d) non decreasing
Ans.(d)
Sol. The cumulative distribution function must be non-decreasing function of x.

Q4. An emitter follower has high input impedance because
(a) Large load resistance may be used
(b) Large biasing resistance is used
(c) large emitter resistance is used
(d) There is negative feedback in the base emitter circuit
Ans.(d)
Sol. An emitter follower has high input impedance because There is negative feedback in the base emitter circuit.

Q5. A narrow band amplifier has a pass band nearly
(a) 10% of the central frequency
(b) 25% of the central frequency
(c) 33% of the central frequency
(d) 40% of the central frequency
Ans.(a)

Q6. The tolerance of ceramic capacitor is
(a) ± 5%
(b) ± 10%
(c) ± 20%
(d) None of these
Ans.(c)
Sol. The tolerance of ceramic capacitor is ± 20%

Q7. In case of indirectly heated cathode, the cathode is usually in the shape of
(a) Wire filament
(b) Cylinder
(c) Metal strip
(d) Any of the above
Ans.(b)
Sol. Indirectly heated cathode, the cathode is usually in the shape of Cylinder.

Q8. The Boolean equation X ={(A+B ̅ )(B+C)}B can be simplified to
(a) X = A ̅B
(b) X=AB ̅
(c) X=AB
(d) X = A ̅B ̅

Q9. In which of the following types of A/D converter does the conversion time almost double for every bit added to the device?
(a) Counter type A/D converter
(b) Tracking type A/D converter
(c) Single-slope integrating type A/D converter
(d) Successive approximation type A/D converter
Ans.(a)
Sol. The maximum conversion time in counter type A/D converter is (2^n-1) T_clk≈2^n T_clk
So if n = 8
Maximum conversion time = 256 T_ckl
If n = 9, maximum conversion time = 512 T_ck
So, for every bit added conversion time doubles.

Q10. If both inputs of S-R NAND latch are low, the output will be
(a) Unpredictable
(b) Toggle
(c) Reset
(d) Remain same

 

Register for RRB JE CBT Stage II Free Study Material

You may also like to read:

LEAVE A REPLY

Please enter your comment!
Please enter your name here

×
Login
OR

FORGOT?

×
Sign Up
OR
Forgot Password
Enter the email address associated with your account, and we'll email you an OTP to verify it's you.


Reset Password
Please enter the OTP sent to
/6


×
CHANGE PASSWORD